

Timing and Resource Breakdown on a Virtext $7~\mathrm{FPGA}~(\mathrm{xc7vx485t})$



Bottleneck of Architecture Scaling: Interconnection



According to place & route results (left), interconnection limits: 1. critical path 2. resource usage

Conclusions: High-Level Synthesis is Effective for

- Non-trivial vision applications.
- Instantiation of parallel architecture templates.
- Reduction of design time from months to weeks.
- Exploration of design alternatives in hours.

However, knowledge of architecture is required.